Leakage Models for High Level Power Estimation
نویسنده
چکیده
ix
منابع مشابه
Accurate Leakage-Conscious Architecture-Level Power Estimation Models for On-Chip SRAM Memory Arrays
Perhaps reinforced by the notion of a Moore’s Law, technology scaling has provided the IC industry with an integration capacity of billions of transistors. As transistors keep shrinking in size, leakage power dissipation dramatically increases and gradually becomes a first-class design constraint in more and more designs. To provide higher performance at lower power and energy for micro-archite...
متن کاملPOWER AND TIMING MODELLING, OPTIMISATION AND SIMULATION Leakage current aware high-level estimation for VLSI circuits
The ever-growing leakage current of MOSFETs in nanometre technologies is the major concern to high performance and power efficient designs. Dynamic power management via powergating is effective to reduce leakage power, but it introduces power-up current that affects the circuit reliability. The authors present an in-depth study on high-level modelling of power-up current and leakage current in ...
متن کاملRT-Level power-gating models optimizing dynamic leakage-management
Power-gating is the most promising run-time technique in order to reduce leakage currents in sub-100nm CMOS devices but its application is associated with numerous problems. Overhead costs in terms of additional state transition costs occur, the targeted circuit is slowed down while being in the active state, additional interfacing circuits are necessary, and in general the total impact of the ...
متن کاملLeakage Power Estimation in SRAMs
In this paper we propose analytical models for estimating the leakage power in CMOS based SRAM designs. We identify the transistors that contribute to the leakage power in each SRAM sub-circuit as a function of the operation (read/write/idle) on the SRAM and develop parameterized leakage power models in terms of the high level design parameters and transistor widths. The models take number of r...
متن کاملHigh Level Area and Current Estimation
Reducing the ever-growing leakage current is critical to high performance and power efficient designs. We present an in-depth study of high-level leakage modeling and reduction in the context of a full custom design environment. We propose a methodology to estimate the circuit area, minimum and maximum leakage current, and maximum power-up current, introduced by leakage reduction using sleep tr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009